SOKOINE UNIVERSITY OF AGRICULTURE

School of Engineering and Technology | Department of Agricultural Engineering

AEN 214: INTRODUCTION TO ELECTRONICS

LECTURE COMPENDIUM 6: FIELD EFFECT TRANSISTORS (FET) & POWER DRIVERS

Course Instructor: Dr. Kadeghe Goodluck Fue, PhD, P.Eng (T) | Lab: Electronics & Precision Agriculture Lab (EPAL)

Target Cohorts: BSc Agricultural Engineering, BSc IWRE, BSc BPHE | Academic Year: 2025/2026

Key Curriculum Subtopics: 6.1 Physical Principles & Unipolar Conduction: Electric Field Modulation of Channel Width • 6.2 Junction Field-Effect Transistors (JFET): Pinch-off Physics & Shockley's Square Law • 6.3 JFET Characteristics: Ohmic Region, Active Saturation & Dynamic Transconductance (g_m) • 6.4 JFET Biasing Methods: Self-Bias, Voltage Divider Bias & Graphical Transfer Curve Q-Point • 6.5 Metal-Oxide-Semiconductor FETs (MOSFET): The Silicon Dioxide Insulating Gate Barrier • 6.6 Depletion-Mode MOSFETs (D-MOSFET): Dual-Mode Operation & Dual-Gate Agro Mixers • 6.7 Enhancement-Mode MOSFETs (E-MOSFET): Inversion Layer Threshold & Square-Law Equations • 6.8 Power MOSFET Architecture (DMOS/Trench): Conduction Resistance R_DS(on) & Heatsinking • 6.9 Gate Charge Dynamics (Q_g), Miller Plateau & High-Speed Microcontroller Gate Drivers • 6.10 Electrostatic Discharge (ESD) Protection & Safe Handling Protocols for Fragile Oxides • 6.11 Practical Laboratory Bench Protocol: JFET Transfer Tracing & MOSFET PWM Motor Driver • 6.12 Tanzanian Agricultural Field Case Studies: Singida Solar Pumping & Morogoro Soil EC Probes • 6.13 Comprehensive Self-Assessment: Conceptual, Quantitative & System Design Problems

6.1 Physical Principles of Unipolar Field-Effect Transistors

The Field-Effect Transistor (FET) is a three-terminal semiconductor device in which output current is controlled by an electrostatic electric field created by an applied input voltage. In stark contrast to the BJT—which is a current-controlled, bipolar device requiring continuous base drive current and relying on both electron and hole transport—the FET is a voltage-controlled, unipolar device. Current conduction is carried exclusively by majority charge carriers (electrons in N-channel devices, holes in P-channel devices) drifting through a conducting semiconductor channel.

Fundamental Engineering Advantages of FETs in Agricultural Systems:

1. Extremely High Input Impedance: Because the control gate is either a reverse-biased PN junction (in JFETs: $R_{in} \approx 10^8$ to 10^{10} Ω) or completely isolated by an ultra-pure Silicon Dioxide (SiO_2) dielectric layer (in MOSFETs: $R_{in} \approx 10^{12}$ to 10^{15} Ω), the steady-state gate current is virtually zero (picoamperes to femtoamperes). This eliminates loading errors when interfacing high-impedance agricultural transducers, such as glass-electrode soil pH sensors, capacitive grain moisture probes, and piezoelectric vibration monitors.
2. Absence of Thermal Runaway: Majority carrier mobility decreases as crystal temperature rises due to enhanced acoustic phonon lattice scattering. Consequently, the channel on-resistance ($R_{DS(on)}$) of power MOSFETs exhibits a positive temperature coefficient. If a localized hotspot develops or multiple power MOSFETs are paralleled to drive high-current agricultural pumps, hot transistors naturally increase their resistance, shedding current and forcing cooler parallel devices to share the load. Current hogging and thermal runaway are physically impossible.
3. Zero Minority Carrier Storage Delay: Because conduction involves no minority carrier injection or recombination, FETs switch off in nanoseconds, enabling high-frequency (20 kHz to 500 kHz) pulse-width modulation (PWM) in solar water pump motor inverters with negligible switching losses.

4. Lower Thermal Noise: The absence of carrier recombination in the channel results in significantly lower noise figures than BJTs, ideal for sensitive preamplifiers.

6.2 Junction Field-Effect Transistor (JFET) Physics & Shockley's Law

An N-channel JFET consists of a bar of N-type silicon with ohmic electrical contacts at both ends designated as the Drain (D) and Source (S). Heavily doped P^+ regions are diffused on opposing sides of the channel and connected together to form the Gate (G). Under standard operation, the gate-source junction is maintained in reverse bias ($V_{GS} \leq 0$).

Channel Constriction & Pinch-Off Phenomenon:
When a positive drain-source voltage V_{DS} is applied, electrons flow from source to drain. This drain current I_D produces an ohmic voltage drop along the channel length. Consequently, the reverse bias across the PN junction is greatest near the drain end ($V_{GD} = V_{GS} - V_{DS}$) and smallest near the source. As V_{DS} increases, the depletion layers widen non-symmetrically, constricting the conducting channel most severely at the drain end.
When V_{DS} reaches the critical threshold where depletion layers almost touch, the device reaches Pinch-Off ($V_{DS} = V_P - V_{GS}$). Beyond pinch-off, further increases in V_{DS} do not increase current; rather, the channel saturation current remains constant at a level determined strictly by V_{GS}.

Shockley's Transconductance Equation in Saturation:
In the saturation (pinch-off) region where $V_{DS} \geq V_{GS} - V_P$, drain current is governed by the celebrated parabolic square-law relationship:

$$\mathbf{I_D = I_{DSS} \cdot [\, 1 - (V_{GS} / V_P) \,]^2 \quad [Amperes]}$$

where the primary JFET device parameters are defined as follows:
• I_{DSS} is the Drain-to-Source Saturation Current with Gate Shorted to Source ($V_{GS} = 0$), representing the maximum drain current the JFET can conduct in the active region (typically 2 mA to 20 mA for small-signal devices like 2N5457).
• V_P (or $V_{GS(off)}$) is the Pinch-off Voltage (negative for N-channel, positive for P-channel), at which the depletion layers completely pinch off the channel, extinguishing drain current to zero ($I_D = 0$).
• Dynamic Transconductance (g_m): Differentiating Shockley's equation with respect to V_{GS} yields the forward transconductance:

$$\mathbf{g_m = (dI_D / dV_{GS}) = [(2 \cdot I_{DSS}) / |V_P|] \cdot [1 - (V_{GS} / V_P)] = g_{m0} \cdot [1 - (V_{GS} / V_P)] \quad [Siemens (S)]}$$

where $g_{m0} = (2 \cdot I_{DSS}) / |V_P|$ is the maximum transconductance at $V_{GS} = 0$.




Figure: JFET Drain Output Characteristics Family (I_D vs V_DS) and Universal Parabolic Transfer Curve (I_D vs V_GS)

6.3 JFET DC Biasing Methods & Mathematical Formulations

Because JFETs require a negative gate-source voltage (V_GS < 0) for N-channel devices, biasing circuits must generate this negative potential without requiring a separate negative power supply rail.

1. JFET Self-Bias:
Self-bias uses a single source resistor R_S connected between source and ground. The gate is tied to ground through a large resistor R_G (1 MΩ to 10 MΩ). Since gate current is zero (I_G = 0), the gate DC voltage is exactly zero: V_G = 0 V.
When drain current I_D flows through the source resistor, it establishes a positive source potential: $V_S = I_D \cdot R_S$.
The resulting gate-to-source voltage is automatically negative:

$$\mathbf{V_{GS} = V_G - V_S = 0 - I_D \cdot R_S = - I_D \cdot R_S \quad [Volts]}$$

Equating this linear bias line with Shockley's parabolic equation yields a quadratic equation in I_D, which can be solved analytically or graphically.
2. JFET Voltage Divider Bias:
To achieve superior Q-point stability against variations in device parameters (I_DSS and V_P), resistors R_1 and R_2 establish a positive gate voltage: $V_G = V_{DD} \cdot [\ R_2 / (R_1 + R_2)\ ]$.
The gate-source voltage becomes: $V_{GS} = V_G - I_D \cdot R_S$.
Because V_G is positive, a larger source resistor R_S can be used, creating strong negative DC feedback that stabilizes I_D against temperature and manufacturing batch spreads.

6.4 MOSFET Architectures: Depletion vs Enhancement Modes

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET), also termed the Insulated-Gate FET (IGFET), replaces the reverse-biased PN junction with an ultra-thin layer of Silicon Dioxide (SiO_2, thickness 5 nm to 50 nm) insulating the gate metal/polysilicon from the semiconductor channel. This yields an almost infinite DC input resistance (R_in > 10^{12} Ω) and eliminates gate leakage entirely.

1. Depletion-Enhancement MOSFET (D-MOSFET):
Fabricated with a physical N-type channel connecting drain and source. When V_GS < 0, negative gate voltage repels channel electrons, operating in Depletion Mode governed by Shockley's equation. When V_GS > 0, positive gate voltage attracts additional electrons from the substrate, enhancing channel conductivity in Enhancement Mode. D-MOSFETs are unique in that they can operate with zero gate bias (V_GS = 0), simplifying RF amplifier biasing in agricultural drone telemetry.

2. Enhancement-Only MOSFET (E-MOSFET):

Fabricated with no physical channel between N^+ drain and N^+ source diffusions; they are separated by a P-type substrate. At V_GS = 0, the device is completely OFF (open circuit). Conduction requires applying a positive gate voltage exceeding the Gate Threshold Voltage ($V_{GS(th)}$), typically 1.5 V to 4.0 V (or 0.8 V to 1.8 V for logic-level MOSFETs).

When V_GS > V_GS(th), the electric field pulls minority electrons from the P-substrate to the silicon-oxide interface, forming an N-type Inversion Layer that bridges drain and source.

In the saturation region (V_DS ≥ V_GS - V_GS(th)), drain current is governed by the universal E-MOSFET square law:

$$\mathbf{I_D = k \cdot [\, V_{GS} - V_{GS(th)} \,]^2 \quad [Amperes]}$$

where $k = (\mu_n \cdot C_{ox} \cdot W) / (2 \cdot L)$ is the conduction parameter (A/V²), determined from a known datasheet point: $k = I_{D(on)} / [\, V_{GS(on)} - V_{GS(th)} \,]^2$.

6.5 Power MOSFETs, Gate Charge Dynamics & Motor Drivers

In agricultural machinery, standard planar MOSFETs are unsuitable for high-current switching due to excessive on-resistance. Power MOSFETs utilize vertical DMOS (Double-Diffused MOS) or Trench-Gate architectures where current flows vertically from the top surface to a metallic substrate drain on the bottom of the die. This packs millions of parallel micro-cells into a single chip, driving the on-resistance down to milliohms: $R_{DS(on)} \approx 1.5$ mΩ to 25 mΩ.




Figure: Power MOSFET Low-Side PWM Motor Driver with Gate Driver Resistor, Pull-Down, and Inductive Freewheeling Snubber

1. Conduction Loss & Thermal Calculation:

In steady-state conduction, power dissipation is pure I²R resistive heating:

$$P_{cond} = I_{D,rms}^{\,2} \cdot R_{DS(on)}(T_j)$$

Because R_DS(on) increases by approximately 80% to 100% as junction temperature rises from 25°C to 125°C, engineers must use the elevated high-temperature resistance: R_DS(on)(125°C) ≈ 1.8 · R_DS(on)(25°C) in thermal sizing calculations.

2. Gate Charge Dynamics (Q_g) & The Miller Plateau:

Although the DC gate current is zero, the MOSFET gate presents significant input capacitances: Gate-to-Source (C_gs) and Gate-to-Drain (C_gd, the Miller capacitance). To switch the MOSFET ON in time t_sw, the gate driver must source a dynamic peak charging current:

$I_{gate(peak)} = Q_g / t_{sw}$

During turn-on, the gate voltage pauses at the Miller Plateau ($V_{plateau}$) while drain-to-gate capacitance C_gd discharges from V_DS down to near zero. During this interval, the transistor experiences simultaneous high voltage and high current, generating substantial switching loss: $P_{sw} = (1/2) \cdot V_{DS} \cdot I_D \cdot (t_r + t_f) \cdot f_{PWM}$.

Directly driving a power MOSFET from a microcontroller GPIO pin (limited to 10-20 mA) causes prolonged switching times (> 1 µs), inducing massive switching losses. Dedicated gate driver ICs (e.g., TC4420, IR2110) capable of delivering 2A to 6A peak gate currents are mandatory for PWM frequencies > 10 kHz.




Figure: High-Current N-Channel Power MOSFET in TO-220 Package (IRF3205: 55V, 110A, 8 mΩ) Used in Solar Inverters




Figure: Power MOSFET Module showing Substrate Drain Tab and Heavy Copper Terminals for Solar Pump Drivers



Figure: Photovoltaic Solar Borehole Pumping Installation in Chamwino, Dodoma Driven by Power MOSFET Inverter

6.5b CMOS Transmission Gates & Agricultural Data Acquisition Multiplexers

1. Complementary MOS (CMOS) Transmission Gate:
In precision agriculture data loggers, a single microcontroller ADC must sample dozens of field sensors (soil moisture at 10cm, 20cm, 50cm, and 100cm depths, solar radiation, soil temperature, leaf wetness). A single NMOS transistor cannot pass analog signals near the positive supply rail without threshold drop (V_out ≤ V_DD - V_{th}), and a single PMOS transistor cannot pass signals near ground (V_out ≥ |V_{th}|).
The CMOS Transmission Gate (Analog Bilateral Switch) connects an N-channel MOSFET and a P-channel MOSFET in parallel, controlled by complementary gate clocks (Φ and /Φ). When active, NMOS conducts low signal levels cleanly to ground (0V) while PMOS conducts high signal levels cleanly to the positive rail (V_DD). The composite on-resistance remains remarkably flat (R_{on} ≈ 50 Ω to 200 Ω across the entire 0V to V_DD span), providing full rail-to-rail analog signal transmission with zero distortion.
2. Agro-Telemetry Multiplexing: Standard ICs such as the CD4051B (8-channel analog multiplexer) use CMOS transmission gates to sequentially route multiple soil sensors to a single ESP32 analog pin, drastically reducing logger cost and board real estate.

6.6 Electrostatic Discharge (ESD) Hazards & Handling Protocols

The Silicon Dioxide gate insulator in modern MOSFETs is extraordinarily thin—often less than 20 nanometers. The dielectric breakdown strength of SiO_2 is approximately 10 MV/cm (1 V/nm), meaning that a gate-source voltage exceeding $V_{GS(max)}$ = ±20 V will cause instantaneous dielectric punch-through, puncturing the oxide and permanently shorting the gate to the channel.

In dry agricultural regions of Tanzania (such as Dodoma and Shinyanga during the dry season), walking across a nylon workshop carpet or handling dry plastic grain bags generates human body static voltages exceeding 10,000 V to 25,000 V. Touching an unprotected MOSFET gate terminal discharges this charge, vaporizing the microscopic gate oxide in less than a nanosecond.
Standard Protective Measures:
• Internal Zener Gate Protection: Modern agricultural sensor MOSFETs incorporate back-to-back

monolithic Zener diodes (clamped at ±15V) between gate and source.

• External Pull-Down Resistor: Always solder a 10 kΩ to 100 kΩ pull-down resistor directly across gate-source terminals to bleed off accumulated static charge.

• Workshop ESD Protocols: Grounded antistatic wrist straps, conductive ESD foam for component transport, and grounded soldering iron tips.

6.7 Engineering Comparison: JFET vs MOSFET vs BJT

Parameter / Metric	BJT (e.g. 2N3904 / TIP31C)	JFET (e.g. 2N5457)	E-MOSFET (e.g. 2N7000 / IRF3205)
Control Mechanism	Current-controlled (I_B)	Voltage-controlled (V_{GS})	Voltage-controlled (V_{GS})
Conduction Mode	Bipolar (Majority + Minority)	Unipolar (Majority carriers)	Unipolar (Majority carriers)
Input Impedance	Low to Moderate (1 kΩ to 10 kΩ)	High (10^8 to 10^{10} Ω)	Extremely High (10^{12} to 10^{15} Ω)
Gate/Base Current	Continuous DC: $I_B = I_C / \beta$	Zero DC (Reverse junction leakage)	Zero DC (Insulated dielectric)
Governing Equation	Exponential: $I_C = I_S \cdot \exp(V_{BE}/V_T)$	Parabolic: $I_D = I_{DSS}(1 - V_{GS}/V_P)^2$	Square-Law: $I_D = k(V_{GS} - V_{th})^2$
Temperature Coefficient	Negative (V_{BE} drops, risk of runaway)	Negative on I_D (Self-stabilizing)	Positive on $R_{DS(on)}$ (Zero runaway risk)
Switching Speed	Moderate (Storage time delay)	Fast (No storage charge)	Ultra-Fast (10 ns to 50 ns)
Agricultural Application	Linear preamps, relay drivers (< 1A)	High-Z soil pH buffers, electrometer probes	High-power PWM solar pumps, inverters (> 50A)

6.8 Step-by-Step Worked Engineering Calculations

WORKED ENGINEERING EXAMPLE 1: Analytical Q-Point Solution of JFET Self-Bias Soil Moisture Preamp

Problem Statement: An N-channel JFET in an acoustic leaf moisture preamplifier has $I_{DSS} = 10.0$ mA and $V_P = -4.0$ V. The self-bias circuit has $V_{DD} = 18.0$ V, $R_D = 1.8$ kΩ, $R_S = 470$ Ω, and $R_G = 1.0$ MΩ. (a) Derive the exact quadratic equation for drain current and calculate the physical quiescent operating point (I_{DQ}, V_{GSQ}, V_{DSQ}), and (b) Confirm that the transistor is operating in the pinch-off saturation region.

Step-by-Step Technical Derivation & Solution:

• 1. Identify JFET device parameters: Drain saturation current $I_{DSS} = 10.0$ mA; Pinch-off voltage $V_P = -4.0$ V. Self-bias circuit with supply $V_{DD} = 18.0$ V, drain resistor $R_D = 1.8$ kΩ, source resistor $R_S = 470$ Ω, and gate resistor $R_G = 1.0$ MΩ.

• 2. Formulate Bias Line Equation: $V_{GS} = - I_D \cdot R_S = - I_D \cdot (470\ \Omega)$.

• 3. Substitute into Shockley's Equation: $I_D = I_{DSS} \cdot [\ 1 - (V_{GS} / V_P)\ ]^2 = 0.010 \cdot [\ 1 - (- 470 \cdot I_D / -4.0)\ ]^2 = 0.010 \cdot [\ 1 - 117.5 \cdot I_D\ ]^2$.

• 4. Expand the quadratic equation: $I_D = 0.010 \cdot [\ 1 - 235 \cdot I_D + 13806.25 \cdot I_D^2\ ] = 0.010 - 2.35 \cdot I_D + 138.06 \cdot I_D^2$.

• 5. Rearrange into standard quadratic form: $138.06 \cdot I_D^2 - 3.35 \cdot I_D + 0.010 = 0$.

• 6. Solve for I_D using quadratic formula: $a = 138.06$, $b = -3.35$, $c = 0.010$. Discriminant $= b^2 - 4ac = (-3.35)^2 - 4(138.06)(0.010) = 11.2225 - 5.5224 = 5.7001$. $\sqrt{Disc} = 2.3875$.

• 7. Roots: $I_D = (3.35 \pm 2.3875) / (2 \times 138.06) = (3.35 \pm 2.3875) / 276.12$. Root 1: $I_D = 5.7375 / 276.12 = 20.78$ mA (Extraneous root, exceeds I_{DSS}). Root 2 (Physical): $I_D = 0.9625 / 276.12 = 0.003486$ A $= 3.49$ mA.

• 8. Compute Q-Point Voltages: $V_{GSQ} = - I_{DQ} \cdot R_S = - (3.49\ \text{mA}) \times 470\ \Omega = - 1.640$ V. (Verify: -1.64V is between 0V and -4.0V).

• 9. Drain-Source Voltage: $V_{DSQ} = V_{DD} - I_{DQ} \cdot (R_D + R_S) = 18.0\ \text{V} - [\ 3.49\ \text{mA} \times (1800 + 470)\ ] = 18.0\ \text{V} - [\ 3.49\ \text{mA} \times 2270\ \Omega\ ] = 18.0\ \text{V} - 7.92\ \text{V} = 10.08$ V.

• 10. Verify Active Saturation: Check $V_{DSQ} \geq V_{GSQ} - V_P$: $V_{GSQ} - V_P = -1.64\ \text{V} - (-4.0\ \text{V}) = +2.36$ V. Since 10.08 V >> 2.36 V, the JFET operates deep in the pinch-off saturation region.

WORKED ENGINEERING EXAMPLE 2: Small-Signal JFET AC Amplifier Gain & Transconductance Analysis

Problem Statement: For the JFET circuit analyzed in Example 1, determine: (a) Maximum transconductance g_{m0}, (b) Quiescent transconductance g_m at $V_{GSQ} = -1.64$ V, (c) Small-signal AC voltage gain A_v with source resistor R_S fully bypassed driving a 10 kΩ load, and (d) AC voltage gain if bypass capacitor C_S is removed.

Step-by-Step Technical Derivation & Solution:

• 1. Identify device parameters from Example 1: $I_{DSS} = 10.0$ mA, $V_P = -4.0$ V, $V_{GSQ} = -1.64$ V, $I_{DQ} = 3.49$ mA. AC drain load resistor $R_L = 10.0$ kΩ; Drain resistor $R_D = 1.8$ kΩ.

• 2. Compute maximum transconductance at $V_{GS} = 0$: $g_{m0} = (2 \cdot I_{DSS}) / |V_P| = (2 \times 0.010\ \text{A}) / 4.0\ \text{V} = 0.020 / 4.0 = 0.005$ S $= 5.0$ mS $= 5{,}000$ µS.

• 3. Compute operating transconductance at Q-point: $g_m = g_{m0} \cdot [\ 1 - (V_{GSQ} / V_P)\ ] = 5.0\ \text{mS} \times [\ 1 - (-1.64 / -4.0)\ ] = 5.0\ \text{mS} \times [\ 1 - 0.410\ ] = 5.0\ \text{mS} \times 0.590 = 2.95\ \text{mS} = 2.95 \times 10^{-3}$ S.

• 4. Effective AC Drain Load: $r_{d_load} = R_D \,||\, R_L = (1.8\ \text{k}\Omega \times 10.0\ \text{k}\Omega) / (1.8 + 10.0) = 18.0 / 11.8 = 1.525\ \text{k}\Omega = 1{,}525\ \Omega$.

• 5. Voltage Gain with Bypassed Source Resistor: $A_v = - g_m \cdot (R_D \,||\, R_L) = - (2.95 \times 10^{-3}\ \text{S}) \times 1{,}525\ \Omega = - 4.50$ V/V. (The negative sign denotes 180° phase inversion).

• 6. Voltage Gain with Unbypassed Source Resistor ($R_S = 470\ \Omega$): $A_{\{v,unbypassed\}} = - (g_m \cdot r_{d_load}) / (1 + g_m \cdot R_S) = - 4.50 / [\ 1 + (0.00295 \times 470)\ ] = - 4.50 / [\ 1 + 1.3865\ ] = - 4.50 / 2.3865 = - 1.886$ V/V.

WORKED ENGINEERING EXAMPLE 3: Enhancement-Mode MOSFET Conduction Parameter & Triode Region Verification

Problem Statement: A 2N7000 E-MOSFET has $V_{GS(th)} = 2.0$ V and conducts $I_{D(on)} = 500$ mA at $V_{GS(on)} = 10.0$ V. (a) Calculate the conduction parameter k. (b) The transistor is biased with $V_{DD} = 12.0$ V, $R_1 = R_2 = 100$ kΩ, and $R_D = 470$ Ω. Test whether the assumption of saturation is valid and determine the actual operating region, drain current, and drain voltage.

Step-by-Step Technical Derivation & Solution:

• 1. Identify datasheet specifications (2N7000 N-channel E-MOSFET): Threshold voltage $V_{GS(th)} = 2.0$ V; Known test point: $I_{D(on)} = 500$ mA at $V_{GS(on)} = 10.0$ V.

• 2. Compute conduction parameter k: $k = I_{D(on)} / [V_{GS(on)} - V_{GS(th)}]^2 = 0.50$ A / [10.0 V - 2.0 V]² = 0.50 / (8.0)² = 0.50 / 64 = 0.0078125 A/V² = 7.813 mA/V².

• 3. Voltage Divider Bias Circuit: Supply $V_{DD} = 12.0$ V; Resistors: $R_1 = 100$ kΩ, $R_2 = 100$ kΩ; Drain resistor $R_D = 470$ Ω; Source connected directly to ground ($R_S = 0$).

• 4. Calculate Gate Voltage: Since gate current $I_G = 0$: $V_G = V_{DD} \cdot [R_2 / (R_1 + R_2)]$ = 12.0 V × [100 k / 200 k] = 6.0 V.

• 5. Gate-Source Voltage: $V_{GS} = V_G - V_S$ = 6.0 V - 0 V = 6.0 V. Since $V_{GS} = 6.0$ V > $V_{GS(th)} = 2.0$ V, the transistor is actively conducting.

• 6. Calculate Drain Current in Saturation: $I_D = k \cdot [V_{GS} - V_{GS(th)}]^2$ = 0.0078125 A/V² × [6.0 V - 2.0 V]² = 0.0078125 × (4.0)² = 0.0078125 × 16 = 0.125 A = 125 mA.

• 7. Compute Drain-Source Voltage: $V_{DS} = V_{DD} - I_D \cdot R_D$ = 12.0 V - (0.125 A × 470 Ω) = 12.0 V - 58.75 V = -46.75 V! (PHYSICAL IMPOSSIBILITY &implies; Transistor cannot be in saturation!).

• 8. Resolution (Ohmic Triode Region Operation): Because the calculated V_{DS} is negative, the transistor is driven into hard saturation/ohmic region where V_{DS} is collapsed. In the ohmic region, 2N7000 acts as a closed switch with on-resistance $R_{DS(on)} \approx 2.0$ Ω. Actual drain current is limited by R_D: I_D = 12.0 V / (470 + 2 Ω) = 25.4 mA, and V_{DS} = 25.4 mA × 2 Ω = 0.051 V.

WORKED ENGINEERING EXAMPLE 4: Power MOSFET Conduction, Switching & Thermal Heatsink Sizing for 24V Solar Pump PWM

Problem Statement: A 24V DC solar water pumping motor draws 16.0 A continuous current and is modulated at 25 kHz using an IRF3205 N-channel power MOSFET ($R_{DS(on)}$ = 8 mΩ at 25°C, rising to 12.8 mΩ at operating temperature). Switching transition times are t_r = 35 ns and t_f = 45 ns. Given T_{amb} = 45°C, θ_{jc} = 0.75 °C/W, θ_{cs} = 0.50 °C/W, and $T_{j(max)}$ = 150°C: (a) Calculate conduction power loss, (b) Calculate switching power loss, (c) Determine total power dissipation, and (d) Size the heatsink with a 30% thermal safety factor.

Step-by-Step Technical Derivation & Solution:

• 1. Identify system parameters: 24V DC submersible solar pump motor in Singida drawing continuous rated current I_{motor} = 16.0 A. Switched via PWM at frequency f = 25 kHz. Power MOSFET: IRF3205 (55V, 110A, TO-220 package).

• 2. Thermal & Electrical Specifications: $R_{DS(on)}$ = 8.0 mΩ at 25°C. In high-temperature pump enclosure (T_{amb} = 45°C), junction operates at ~100°C. Temperature derating factor for silicon $R_{DS(on)}$ at 100°C is 1.6×: $R_{DS(on)}(100°C) = 8.0\ m\Omega \times 1.6 = 12.8\ m\Omega = 0.0128\ \Omega$.

• 3. Conduction Power Loss: $P_{cond} = I_{motor}^2 \cdot R_{DS(on)}(100°C) = (16.0\ A)^2 \times 0.0128\ \Omega = 256 \times 0.0128 = 3.277$ Watts.

• 4. Switching Dynamics: Gate driver delivers 1.5 A peak current, achieving rise time t_r = 35 ns and fall time t_f = 45 ns. Total switching transition time $t_{sw} = t_r + t_f = 80\ ns = 80 \times 10^{-9}$ s.

• 5. Switching Power Loss: $P_{sw} = (1/2) \cdot V_{DS} \cdot I_D \cdot (t_r + t_f) \cdot f_{PWM} = 0.5 \times 24.0\ V \times 16.0\ A \times (80 \times 10^{-9}\ s) \times (25{,}000\ Hz) = 192 \times (2.0 \times 10^{-3}\ s/s) = 0.384$ Watts.

• 6. Total Transistor Power Dissipation: $P_{total} = P_{cond} + P_{sw} = 3.277\ W + 0.384\ W = 3.661$ Watts.

• 7. Heatsink Thermal Resistance Calculation: Maximum junction temperature $T_{j(max)}$ = 150°C. Ambient inside enclosure T_{amb} = 45°C. θ_{jc} = 0.75 °C/W; θ_{cs} = 0.50 °C/W. Total allowable thermal resistance: $\theta_{total} = (T_{j(max)} - T_{amb}) / P_{total} = (150 - 45) / 3.661\ W = 105 / 3.661 = 28.68$ °C/W. Applying a 30% thermal safety factor: $\theta_{total(design)} = 28.68 \times 0.70 = 20.08$ °C/W.

• 8. Heatsink Selection: $\theta_{sa} = \theta_{total(design)} - \theta_{jc} - \theta_{cs} = 20.08 - 0.75 - 0.50 = 18.83$ °C/W. Specify an aluminum heatsink with $\theta_{sa} \leq 15.0$ °C/W.

WORKED ENGINEERING EXAMPLE 5: MOSFET Gate Charge Dynamics & Driver IC Peak Current Sizing

Problem Statement: An agricultural inverter power MOSFET requires total gate charge Q_g = 146 nC to reach V_{GS} = 10 V. The design specifies a switching transition time of 50 ns. (a) Calculate the required peak gate driver current, (b) Prove mathematically why a microcontroller GPIO pin cannot drive this MOSFET directly, and (c) Size the series gate damping resistor R_{gate} for a 12V gate driver with a 5V Miller plateau.

Step-by-Step Technical Derivation & Solution:

• 1. Identify parameters: Power MOSFET total gate charge Q_g = 146 nC (nano-Coulombs) at V_{GS} = 10.0 V; Desired turn-on switching speed t_{on} = 50 ns = 50×10^{-9} s.

• 2. Required Peak Gate Charging Current: $I_{gate(peak)} = Q_g / t_{on} = (146 \times 10^{-9}\ C) / (50 \times 10^{-9}\ s) = 2.92$ Amperes.

• 3. Direct Microcontroller Feasibility Evaluation: An ESP32 or STM32 microcontroller GPIO pin has an absolute maximum source current limit of $I_{GPIO(max)}$ = 12 mA to 20 mA. If connected directly: Turn-on time $t_{on} = Q_g / I_{GPIO} = (146 \times 10^{-9}\ C) / 0.015\ A = 9.73\ \mu s = 9{,}733$ ns (Nearly 200 times slower!). During this 9.7 µs transition, switching losses escalate from 0.38 W to over 74 Watts, causing instant MOSFET thermal explosion.

• 4. Gate Driver Sizing: A dedicated gate driver IC (e.g. TC4420 or MIC4420) rated for 6.0 A peak output is selected. Driver supply voltage V_{DD} = 12.0 V.

• 5. Gate Resistor Calculation: $R_{gate} = (V_{DD} - V_{plateau}) / I_{gate(peak)} = (12.0\ V - 5.0\ V) / 2.92\ A = 7.0\ V / 2.92\ A = 2.40\ \Omega$. Select standard 2.7 Ω metal-film resistor.

• 6. Gate Resistor Purpose: Damping parasitic gate trace inductance L_{trace} to prevent high-frequency LC gate ringing (V_{GS} oscillations) that causes spurious re-triggering and shoot-through.

WORKED ENGINEERING EXAMPLE 6: Ultra-High Impedance Electrometer Buffer for Soil Fertigation pH Glass Probes

Problem Statement: An electrochemical glass pH sensor used in precision greenhouse fertigation monitoring in Arusha has an internal resistance of 200 MΩ. Contrast the performance of: (a) A standard BJT buffer (Z_in = 2.0 MΩ, I_bias = 50 nA), versus (b) An ultra-low-leakage electrometer MOSFET buffer (Z_in = 10^{14} Ω, I_GSS = 1.0 pA). Calculate the percentage signal transfer and the absolute pH measurement offset error.

Step-by-Step Technical Derivation & Solution:

• 1. Identify glass electrode characteristics: A combination glass pH probe immersed in irrigation fertigation water presents an internal source resistance R_probe = 200 MΩ = 2.0×10^{8} Ω. Probe Nernst output sensitivity = 59.16 mV/pH at 25°C.

• 2. Loading Error with BJT Input Stage: A high-beta BJT (β = 400, I_B = 50 nA) presents an input resistance Z_in(BJT) ≈ 2.0 MΩ. Voltage division ratio: V_meas / V_probe = Z_in / (R_probe + Z_in) = 2 MΩ / (200 MΩ + 2 MΩ) = 2 / 202 = 0.0099. Over 99% of the signal is lost across probe internal resistance! Furthermore, the 50 nA base current chemically polarizes the glass membrane, permanently ruining the sensor.

• 3. Solution with Dual-Gate MOSFET / Electrometer JFET (e.g. 2N4117): Gate leakage current I_GSS = 1.0 pA (1.0×10^{-12} A). Input resistance R_in(MOSFET) = 1.0×10^{14} Ω (100,000 Giga-ohms).

• 4. Signal Transfer Evaluation: Voltage division ratio: V_meas / V_probe = 10^{14} / ($2 \times 10^{8} + 10^{14}$) = 0.999998 (100.000% signal transfer, zero loading error).

• 5. Probe Voltage Drop from Gate Leakage: ΔV_error = I_GSS × R_probe = (1.0×10^{-12} A) × (2.0×10^{8} Ω) = 0.00020 V = 0.20 mV. At 59.16 mV/pH, this induces a pH measurement error of: Error = 0.20 mV / 59.16 mV/pH = 0.0034 pH units (Exceeds laboratory research standards).

WORKED ENGINEERING EXAMPLE 7: Thermal Stability & Auto-Balancing of Parallel Power MOSFETs in Grain Dryers

Problem Statement: A 60 A DC motor driving a maize dryer fan in Morogoro uses three parallel IRF1404 power MOSFETs. (a) Contrast the paralleling physics of BJTs versus MOSFETs, (b) Assuming Transistor 1 heats to 125°C (R_DS1 = 7.0 mΩ) while Transistors 2 and 3 operate at 75°C (R_DS2 = R_DS3 = 5.2 mΩ), calculate the exact current carried by each transistor, and (c) Demonstrate that the positive temperature coefficient of R_DS(on) prevents thermal runaway.

Step-by-Step Technical Derivation & Solution:

• 1. Identify system parameters: Three parallel N-channel power MOSFETs (IRF1404: V_DS = 40V, R_DS(on) = 4.0 mΩ at 25°C, rising to 7.0 mΩ at 125°C) drive a 24V, 60 A DC axial flow grain dryer blower motor.

• 2. Parallel Current Sharing Physics: In BJTs, if Transistor 1 runs hotter, its base-emitter voltage V_BE decreases (-2 mV/°C), causing it to draw more base current and hog more collector current until it burns out (thermal runaway).

• 3. Power MOSFET Positive Temperature Coefficient of R_DS(on): For silicon MOSFETs: dR_DS(on) / dT > 0.

• 4. Quantitative Self-Balancing Demonstration: Assume due to airflow asymmetry, Transistor 1 heats to 125°C (R_DS1 = 7.0 mΩ) while Transistors 2 and 3 remain at 75°C (R_DS2 = R_DS3 = 5.2 mΩ).

• 5. Parallel Conductance: G_total = (1 / 7.0) + (1 / 5.2) + (1 / 5.2) = 0.1429 + 0.1923 + 0.1923 = 0.5275 S. Equivalent resistance R_eq = 1 / 0.5275 = 1.896 mΩ.

• 6. Current Distribution across Parallel Branches: Total motor current I_total = 60.0 A. Voltage across parallel bank: V_bank = I_total × R_eq = 60 A × 1.896 mΩ = 0.1137 V.

• • Hot Transistor 1 Current: I_D1 = V_bank / R_DS1 = 0.1137 V / 0.0070 Ω = 16.24 A.

• • Cooler Transistors 2 and 3 Current: I_D2 = I_D3 = 0.1137 V / 0.0052 Ω = 21.88 A each. (Sum: 16.24 + 21.88 + 21.88 = 60.0 A).

• 7. Engineering Conclusion: The hotter transistor naturally sheds current (carrying only 16.2 A compared to 21.9 A for the cooler devices). Its power dissipation decreases from 2.5 W down to 1.84 W, allowing it to cool down. Power MOSFETs are inherently self-stabilizing and safe to parallel.

WORKED ENGINEERING EXAMPLE 8: Bootstrap Floating Gate Drive Sizing for High-Side N-Channel Inverter MOSFET

Problem Statement: Design a bootstrap gate drive network for a high-side N-channel MOSFET in a 48V combine harvester header actuator H-bridge. Given MOSFET $Q_g = 120$ nC, driver leakage $I_q = 50$ µA, maximum pulse width $t_{on} = 10$ ms, and allowable voltage droop $\Delta V_{boot} = 0.5$V: (a) Explain why a gate voltage > 48V is required, (b) Describe the charge-pump mechanism of the bootstrap capacitor and diode, and (c) Calculate the required capacitance C_{boot} with a 3× engineering safety margin.

Step-by-Step Technical Derivation & Solution:

• 1. Identify H-bridge parameters: 48V DC reversible linear actuator for combine harvester header tilt control; Rated stall current $I_{stall} = 30.0$ A; Operating supply voltage $V_{bus} = 48.0$ V.

• 2. High-Side Switch Selection: If using an N-channel MOSFET for the high-side switch (whose source is connected to motor terminal), the gate voltage must be driven to $V_{gate} = V_{bus} + 10.0$ V = +58.0 V to achieve full saturation.

• 3. Bootstrap Circuit Operation: When the low-side MOSFET is ON, the motor terminal (phase node) is pulled to ground (0V). A bootstrap diode (fast recovery, e.g. UF4007) charges a bootstrap capacitor C_{boot} from a 12V auxiliary rail to $V_{boot} \approx 12.0$ V - 0.7 V = 11.3 V.

• 4. Floating Gate Drive: When the low-side switch turns OFF and high-side turns ON, the phase node swings up to +48V. The bootstrap capacitor floats upward with it, presenting a gate drive voltage of $V_{gate} = 48V + 11.3V = 59.3V$ relative to ground (and exactly +11.3V relative to source), keeping the N-MOSFET fully turned ON.

• 5. Bootstrap Capacitor Sizing: Total gate charge $Q_g = 120$ nC; Driver quiescent current $I_q = 50$ µA; Maximum ON-time $t_{on(max)} = 10$ ms (at minimum PWM frequency 100 Hz); Maximum allowable bootstrap capacitor voltage droop $\Delta V_{boot} = 0.50$ V.

• 6. Required Charge: $Q_{total} = Q_g + (I_q \times t_{on(max)}) = 120$ nC + (50 µA × 10 ms) = 120 nC + 500 nC = 620 nC = 0.62 µC.

• 7. Capacitance Calculation: $C_{boot} \geq Q_{total} / \Delta V_{boot} = 0.62$ µC / 0.50 V = 1.24 µF. Applying a 3× safety margin: $C_{boot} = 3.72$ µF (Select standard 4.7 µF, 25V low-ESR ceramic capacitor).

WORKED ENGINEERING EXAMPLE 9: CMOS Transmission Gate Multiplexing Analysis for Multi-Depth Soil Moisture Arrays

Problem Statement: A CD4051B 8-channel CMOS analog multiplexer (R_{on} = 280 Ω, I_{leak} = 5 nA @ 60°C) sequentially samples eight gypsum block soil moisture probes (R_{sensor} up to 50 kΩ) into an ESP32 microcontroller ADC (C_{sample} = 15 pF). (a) Calculate the worst-case RC time constant, (b) Determine the minimum ADC settling time required to achieve 12-bit accuracy (< 0.5 LSB error), and (c) Evaluate the DC voltage offset error caused by off-channel leakage current at 60°C tropical field temperatures.

Step-by-Step Technical Derivation & Solution:

• 1. Identify telemetry system parameters: CD4051B 8-channel CMOS analog multiplexer deployed in an automated paddy irrigation station in Mbarali to sequentially sample 8 soil moisture gypsum blocks (impedances R_{sensor} = 500 Ω to 50 kΩ). Multiplexer operates from single supply V_{DD} = 5.0 V, V_{SS} = 0 V.

• 2. CMOS Transmission Gate On-Resistance Profile: The parallel NMOS-PMOS transmission gate presents $R_{on(max)}$ = 280 Ω at input signal mid-rail V_{in} = 2.5 V, and $R_{on(min)}$ = 120 Ω near 0V and 5V. Off-channel leakage current I_{off} = 100 pA at 25°C (rising to 5.0 nA at 60°C).

• 3. Sampling Acquisition Time & Filtering: The ESP32 ADC sampling capacitor is C_{sample} = 15 pF. Maximum allowable acquisition error is 0.5 LSB for a 12-bit ADC (error < 1/8192 = 0.0122%), requiring settling time $t_{settle} \geq 9.0 \cdot \tau$.

• 4. Worst-Case Time Constant: Highest source impedance occurs when soil is bone dry: R_{sensor} = 50 kΩ. Total series resistance: $R_{total} = R_{sensor} + R_{on(max)} = 50{,}000\ \Omega + 280\ \Omega = 50{,}280\ \Omega$. Time constant: $\tau = R_{total} \times C_{sample} = 50{,}280\ \Omega \times (15 \times 10^{-12}\ F) = 0.754\ \mu s$.

• 5. Minimum Settling Time: $t_{settle(min)} = 9.0 \times 0.754\ \mu s = 6.79\ \mu s$. The microcontroller ADC sample window must be programmed for at least 10 µs to avoid cross-talk between adjacent soil depth channels.

• 6. High-Temperature Leakage Error: At 60°C, total leakage through 7 unselected channels is: $I_{leak} = 7 \times 5.0\ nA = 35.0\ nA$. Voltage error across 50 kΩ sensor: $\Delta V_{leak} = 35\ nA \times 50\ k\Omega = 1.75\ mV$. On a 3.3V full-scale ADC, this induces only 2.1 LSB error (0.053%), demonstrating the outstanding isolation of CMOS transmission gates.

6.9 Practical Laboratory Bench Protocol: JFET Curves & MOSFET Motor Driver

Laboratory Objectives:

1. Experimentally plot the drain characteristics (I_D vs V_{DS}) and transfer curve (I_D vs V_{GS}) of a 2N5457 N-channel JFET.
2. Extract the pinch-off voltage V_P, saturation current I_{DSS}, and calculate maximum transconductance g_{m0}.
3. Measure the gate threshold voltage $V_{GS(th)}$ of a 2N7000 E-MOSFET.
4. Construct a high-power PWM motor driver circuit using an IRF540N / IRF3205 power MOSFET, gate driver transistor, and inductive flyback diode to control a 12V DC cooling fan, measuring switching waveforms on a digital storage oscilloscope.

Step #	Experimental Bench Procedure	Required Test Equipment	Expected Technical Measurement / Observation
1	JFET I_DSS Measurement: Connect 2N5457 JFET with Gate tied to Source (V_GS = 0V). Sweep V_DS from 0V to 15V. Measure I_D.	Variable DC Supply, Fluke DMM (mA scale)	I_D rises linearly in ohmic region (0 to 2V), then flattens into saturation at I_DSS ≈ 3.5 to 5.0 mA.
2	Pinch-off Extraction: Fix V_DS = 10.0 V. Apply negative voltage to Gate using second DC supply. Sweep V_GS from 0V to -5V.	Dual DC Supply, 2× DMMs	I_D decreases parabolically; drops to < 10 µA at V_GS = V_P ≈ -2.2 V (Pinch-off voltage).
3	Transfer Plotting: Record I_D at V_GS = 0, -0.5, -1.0, -1.5, -2.0 V. Plot I_D vs V_GS and overlay theoretical Shockley curve.	Graph plotting software / Python	Data points align tightly with parabola: $I_D = I_{DSS}(1 - V_{GS}/V_P)^2$. Calculate $g_{m0} = 2 \cdot I_{DSS}/\lvert V_P \rvert \approx 3.8$ mS.
4	E-MOSFET Threshold: Wire 2N7000 with Drain tied to Gate (saturation connection: V_DS = V_GS) via 100 kΩ resistor to 10V. Measure V_GS.	2N7000 MOSFET, 100 kΩ resistor, DMM	Transistor self-biases at threshold: measured V_GS = V_GS(th) ≈ 2.15 V.
5	PWM Driver Assembly: Wire IRF540N power MOSFET to drive 12V DC fan motor. Connect 100 Ω gate resistor and 10 kΩ pull-down.	IRF540N MOSFET, 12V Fan, Function Gen, DSO	Drive gate with 5V PWM square wave at 10 kHz. Observe smooth motor speed control from 0% to 100% duty cycle.
6	Miller Plateau Observation: Zoom in on MOSFET gate voltage waveform on DSO (50 ns/div timescale) during turn-on.	DSO (100 MHz bandwidth, 10× probe)	Observe distinct flat horizontal plateau in gate voltage at V_GS ≈ 3.8 V during drain voltage transition.
7	Thermal Verification: Run motor under full load for 10 minutes with and without heatsink. Monitor MOSFET case temperature.	Infrared Thermometer	TO-220 case temperature rises to only 38°C due to ultra-low R_DS(on) = 44 mΩ, confirming > 98% efficiency.

6.10 Tanzanian Agricultural Engineering Field Case Studies

Case Study 1: Solar Borehole Pump Inverter Shoot-Through Failures in Singida Rural

Singida Region experiences intense solar insolation and prolonged dry seasons, making solar-powered borehole water pumping vital for community and livestock survival. At a pastoral water point in Iramba District, a 3.0 kW three-phase solar pump inverter suffered catastrophic failure of its power MOSFET bridge during the dry season. The inverter used six IRFP460 MOSFETs in an H-bridge configuration switched at 20 kHz. Post-mortem failure analysis by SUA agricultural engineering specialists discovered that all high-side and low-side transistors in Phase A had suffered simultaneous source-to-drain short circuits. Investigation revealed that the microcontroller firmware had been compiled with a dead-time (blanking delay between high-side turn-off and low-side turn-on) of only 150 nanoseconds. In Singida's intense 42°C heat, the gate driver optocouplers suffered propagation delay drift, while the MOSFETs' turn-off delay time increased due to elevated junction temperatures. As a result, the high-side and low-side MOSFETs conducted simultaneously for 80 nanoseconds during each switching cycle, creating a direct short circuit across the 380V DC solar bus (shoot-through current > 120 A). Reprogramming the inverter microcontroller dead-time to 850 nanoseconds and installing fast active gate pull-down circuits completely eliminated shoot-through, ensuring uninterrupted water supply for over 6,000 cattle.

Case Study 2: Drip Fertigation Electrical Conductivity (EC) Sensor Polarization in Arusha
Commercial hydroponic green-bean farms in Arusha monitor soil electrical conductivity (EC) to adjust nutrient dosing solutions. The original analog conditioning circuit utilized a BJT-based operational amplifier. Over weeks of continuous operation, the microampere input bias currents drawn by the BJT inputs caused galvanic electrochemical polarization of the stainless-steel sensor electrodes: metallic ions plated onto one probe while oxide films passivated the other. This led to severe calibration drift (+35% EC measurement error), causing the automation system to starve the crops of essential nitrogen and potassium. SUA precision farming researchers retrofitted the instrumentation using an ultra-high input impedance Dual-Gate MOSFET electrometer amplifier (input resistance > 10^{14} Ω, input bias current < 0.5 pA) driven by an AC bipolar square-wave excitation at 1.0 kHz. The complete elimination of DC bias current stopped electrode polarization entirely, restoring EC measurement accuracy to within ±1.5% throughout the harvest.

6.11 Comprehensive Self-Assessment & Review Questions

PART A: Conceptual & Theoretical Questions

1. Explain why the Field-Effect Transistor (FET) is termed a unipolar, voltage-controlled device, whereas the BJT is a bipolar, current-controlled device.
2. Describe the physical mechanism of channel pinch-off in an N-channel JFET. Why does drain current saturate beyond pinch-off instead of continuing to rise?
3. Write Shockley's transconductance equation for a JFET in saturation and define I_DSS, V_P, and V_GS.
4. Differentiate between Depletion-mode MOSFETs (D-MOSFET) and Enhancement-mode MOSFETs (E-MOSFET) in terms of physical channel presence and gate threshold voltage.
5. Why do power MOSFETs exhibit a positive temperature coefficient of on-resistance R_DS(on), and why does this property prevent thermal runaway when paralleling devices?
6. What is the Miller effect in MOSFET switching? Explain what occurs during the Miller Plateau on the gate voltage waveform.
7. Why is a dedicated high-current gate driver IC required to switch large power MOSFETs at high PWM frequencies, even though DC gate current is zero?
8. Explain why the Silicon Dioxide gate insulator of a MOSFET is vulnerable to Electrostatic Discharge (ESD), and list three workshop handling precautions.
9. Compare the small-signal transconductance g_m of a JFET versus that of a BJT at equivalent quiescent currents.
10. Why are MOSFET electrometer preamplifiers preferred over BJT amplifiers for electrochemical soil pH and electrical conductivity (EC) probes?

PART B: Quantitative Analytical Problems

11. An N-channel JFET has I_DSS = 12.0 mA and V_P = -3.5 V. (a) Calculate drain current I_D for V_GS = 0V, -1.0V, -2.0V, and -3.0V. (b) Compute maximum transconductance g_m0. (c) Determine transconductance g_m at V_GS = -1.5 V.
12. A JFET self-bias circuit has V_DD = 20.0 V, R_D = 2.7 kΩ, R_S = 680 Ω, and R_G = 1.0 MΩ. Given I_DSS = 8.0 mA and V_P = -4.0 V: (a) Formulate the quadratic equation for I_D, (b) Solve for quiescent drain current I_DQ, (c) Calculate V_GSQ and V_DSQ, and (d) Confirm operation in pinch-off saturation.
13. An N-channel E-MOSFET has V_GS(th) = 2.5 V and I_D(on) = 400 mA at V_GS(on) = 8.0 V. (a) Determine conduction parameter k. (b) Calculate drain current when gate-source voltage is V_GS = 5.0

V in saturation. (c) If drain resistor is R_D = 100 Ω and V_DD = 15 V, calculate V_DS and determine whether the device is in saturation or ohmic region.

14. An IRF3205 power MOSFET switches a 24V, 20 A inductive DC motor in a Dodoma solar water pump station. The MOSFET has R_DS(on) = 8.0 mΩ at 25°C (rising to 14.0 mΩ at 110°C). Gate switching times are t_r = 40 ns and t_f = 60 ns at a PWM frequency of 20 kHz. (a) Calculate conduction power loss at 110°C. (b) Compute switching power loss. (c) Calculate total transistor power dissipation.
15. For the MOSFET in Problem 14, thermal ratings are θ_jc = 0.75 °C/W, θ_cs = 0.50 °C/W, and maximum junction temperature is T_j = 150°C. If ambient air inside the solar controller reaches 50°C, calculate the required thermal resistance of the heatsink θ_sa with a 25% safety factor.

PART C: Agricultural Systems Design Challenges

16. Three-Phase Brushless Solar Pump Inverter Bridge Design: Design a 48V, 1.5 kW three-phase inverter bridge using N-channel power MOSFETs for a deep-well agricultural borehole pump in Chamwino, Dodoma. Select appropriate MOSFETs, calculate conduction and switching losses at 16 kHz PWM, specify gate driver ICs (IR2104) and bootstrap capacitors, design the dead-time network (t_dead ≥ 500 ns) to prevent shoot-through, and size the shared aluminum heatsink for 48°C ambient conditions.
17. Electrostatic Tree-Sprayer High-Voltage Modulator: Design a solid-state high-voltage pulsing circuit to charge pesticide droplets to -5 kV in an orchard sprayer in Morogoro. The switching stage uses a series stack of high-voltage MOSFETs (1,200V each). Design a dynamic voltage-balancing network using Zener diodes and metal-film resistors to guarantee equal voltage division across the stack during 50 µs pulses, and provide complete gate isolation using pulse transformers.
18. Sub-Picoampere Soil Moisture Electrometer Interface: Design an ultra-low-leakage analog front-end for a capacitive soil moisture matrix sensor operating from 0 to 100% volumetric water content. Use an electrometer-grade Dual-Gate MOSFET with guard rings on the PCB layout to eliminate surface leakage currents across Morogoro clay dust. Provide full circuit schematic, guard ring routing geometry, temperature compensation, and verify bandwidth up to 100 kHz.

6.12 Prescribed Textbooks & Research Bibliography

1. Boylestad, R. L., & Nashelsky, L. (2018). Electronic Devices and Circuit Theory (11th ed.). Pearson Education.

2. Sedra, A. S., & Smith, K. C. (2020). Microelectronic Circuits (8th ed.). Oxford University Press.

3. Neamen, D. A. (2012). Semiconductor Physics and Devices: Basic Principles (4th ed.). McGraw-Hill.

4. Rashid, M. H. (2018). Power Electronics: Devices, Circuits, and Applications (4th ed.). Pearson.

5. Floyd, T. L. (2017). Electronic Devices: Conventional Current Version (10th ed.). Pearson.

6. Sze, S. M., & Ng, K. K. (2007). Physics of Semiconductor Devices (3rd ed.). John Wiley & Sons.

7. Williams, S. E., & Wilson, T. A. (2023). Introduction to Semiconductor Devices and Circuits. Journal of Applied Physics, 135(6), 065420.